I was given an op amp circuit and a capacitor is connected to the feedback path and the output response of the capacitor was asked.
Analog Design Interview Questions
789 analog design interview questions shared by candidates
Asked about Post layout effects
How NAND gate can be implemented through CMOS?
Did you analyze the noise performance of the receiver? Since your input signal is very small (400 nA), and even the noise of power supply may be larger than that, how do you suppress the noise?
Statistical contribution to the offset voltage of a standard OTA.
Latch up, OTA, miller compensation, mirrors, power electronics, don't remember the rest.
Why are you not using fet term instead of bjt
LDO, LVL, Charge Pump functionality. Noise basics questions. How do manage to protect MOS from SOA violation in given circuit.
Tell the difference between 4G and 5G
OP-AMP AC characteristics and phase compensation.
Viewing 501 - 510 interview questions