It was conducted with an FPGA and ASIC engineer, who asked me various questions about my resume and coding during the interview. This what they asked of me and the did a coding question in systemverilog what ever HDL of your choice.