Questions based on CV mostly questions are from SV, UVM, Protocols
Verification Engineer Interview Questions
2,559 verification engineer interview questions shared by candidates
question related to the digital design asnd c and aptitude are asked
Tell me about your self
Basic verilog questions, simple logics, and few opps concepts
UVM Analysis ports and uvm testbench
tell me the UVM testbench execution flow
How would you write a testplan for a FIFO? Create an AND gate from NAND gates. How do you select 2 values from an array whose sum is some value p in linear time?
1 easy and 1 medium level leet code problem along with unit test and expected output of a program.
Describe the testbench hierarchy in UVM
MCDC TCs Basic C and python questions Questions from the previous project and skill set
Viewing 2241 - 2250 interview questions