Arm Interview Question

questions techniques sur VHDL/verilog, python...