To print out elements on 1/8th of the circumference of the circle
Asic Engineer Interview Questions
1,076 asic engineer interview questions shared by candidates
Design a async fifo for a given freq and throughput.
And gate using transmission gate
Question regarding Logic design, Verilog ,State Machine- pattern detection, Comp Arch- Pipeline, hazards, cache, associativity, Basic Perl were asked.
- Questions on different types of cache - Difference b/w them - Explain inclusive and exclusive caches
They checked your resume and asked the questions related to your classes.
Questions on the resume. SV constructs, FIFO depth, STA questions
1. linked list 2. setup and hold problems 3. fsm for a particular sequence 4. stuck @ fault 5. circuit design for given waveform 6. verilog coding 7. project related questions 8. edge detector circuit 9. finding number of trailing zeroes in a factorial 10. reverse of a string 11. 3 black cap and 2 white cap puzzle 12. system verilog related questions 13. diff b/w blocking and non-blocking statements 14. basics should be strong
some kind of high speed protocol and aske me to desgin in verilog
Scripting questions on 2D hashes and asked for coding in perl/python. Basic questions on STA
Viewing 831 - 840 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Vlsi Design EngineerVlsi EngineerAsic Physical Design EngineerSenior Asic Design EngineerSoc Design EngineerRtl Design EngineerHardware Asic Design EngineerPhysical Design EngineerSenior Dft-ingenieurHardware Engineering ManagerHardware Asic Ontwerp IngenieurSenior Fpga Design EngineerFpga Design EngineerFpga Development EngineerSenior Hardware Design EngineerSenior Asic Fpga Design EngineerAsic Design Verification Engineer