Capgemini Interview Question

SV, UVM, Verilog, Some Design Questions